Skip to main content
ECBS-EERC 2009 - 1st Eastern European Regional Conference on the Engineering of Computer-Based Systems: Setting New ECBS Frontiers.2009, Article number 5290995, Pages 32-41ECBS-EERC 2009 - 1st Eastern European Regional Conference on the Engineering of Computer-Based Systems: Setting New ECBS Frontiers.; Novi Sad; Serbia; 7 September 2009 through 8 September 2009; Category numberE3759; Code 78559

An approach to instruction set compiled simulator development based on a target processor C compiler back-end design(Conference Paper)

  Save all to author list
  • Faculty of Technical Sciences, Novi Sad, Serbia

Abstract

Many instruction set simulation approaches place the retargetability and/or cycle-accuracy as the key features for easier architectural exploration and performance estimation early in the hardware development phase. This paper describes an approach in which importance of speed and controllability is placed above the cycle-accuracy and retargetability, thus providing a better platform for software development. The main idea behind this work is to try to associate the compiled simulator effort with the development of the C language compiler for the target embedded processor, using the knowledge from that field of work and reusing some common software elements. Through the prototype design of a compiled simulator for the Cirrus Logic Coyote DSP architecture, many implementation aspects are presented proving that this approach has a great potential. © 2009 IEEE.

Indexed keywords

Engineering uncontrolled termsBack-end designC compilersC languageCommon softwareDSP architecturesEmbedded processorsHardware developmentImplementation aspectsInstruction setKey featurePerformance estimationPrototype designsRetargetabilitySimulation approachSoftware development
Engineering controlled terms:Embedded softwareSimulators
Engineering main heading:Program compilers
  • ISBN: 978-076953759-7
  • Source Type: Conference Proceeding
  • Original language: English
  • DOI: 10.1109/ECBS-EERC.2009.23
  • Document Type: Conference Paper
  • Sponsors: IEEE Technical Committee on Engineering of Computer-Based Systems

  Djukic, M.; Faculty of Technical Sciences, Serbia;
© Copyright 2010 Elsevier B.V., All rights reserved.

Cited by 3 documents

Verma, A. , Bakshi, E.N.
Platform independent generic compiler design using reverse engineering
(2015) International Journal of Applied Engineering Research
Cetic, N. , Popovic, M. , Djukic, M.
A run-time library for parallel processing on a multi-core DSP
(2013) Proceedings - 2013 IEEE 3rd Eastern European Regional Conference on the Engineering of Computer Based Systems, ECBS-EERC 2013
Vranic, N. , Marinkovic, V. , Djukic, M.
An approach to parallelization of sequential C code
(2011) Proceedings - 2011 2nd Eastern European Regional Conference on the Engineering of Computer Based Systems, ECBS-EERC 2011
View details of all 3 citations
Inform me when this document is cited in Scopus:
Set citation alert Set citation feed
{"topic":{"name":"Embedded Systems; Processor Design; Computer Architecture","id":29158,"uri":"Topic/29158","prominencePercentile":25.818035,"prominencePercentileString":"25.818","overallScholarlyOutput":0},"dig":"8610fb18d65f24ee460d57fdfa92fb7ce2227aa7e0a9c0b6cc3871e4efd722fb"}

SciVal Topic Prominence

Topic:
Prominence percentile: